Note: New die size assumes perfect scaling across the entire chip, which is unlikely in practice. It also ignores the difference in transistor size when switching between PMOS, NMOS, HMOS, CMOS, etc.